

a first processor;  
a second processor;  
a first memory; and  
a second memory;

said first processor having write access at any time to any location in said first memory and read access at any time to any location in said first memory and said second memory; and

said second processor having write access at any time to any location in said second memory and read access at any time to any location in said first memory and said second memory.

24. The apparatus recited in claim 23, wherein said first and second processors operate independently of each other.

25. The apparatus recited in claim 24, wherein said first and said second processors comprise processors dedicated to control separate and independent functions in a system.

<sup>3</sup>  
~~26.~~ The apparatus recited in claim <sup>1</sup>~~23~~, wherein at least one of said first and second processors is a streamlined signal processor.

<sup>4</sup>  
~~27.~~ The apparatus recited in claim <sup>1</sup>~~23~~, wherein at least one of said first and second processors is configured to control a servo loop function of a system.

<sup>5</sup>  
~~28.~~ The apparatus recited in claim <sup>1</sup>~~23~~, further comprising input circuitry configured to receive signals related to a function of a system to be controlled and

output circuitry configured to provide signals related to a function of said system to be controlled.

<sup>6</sup>  
~~29.~~ The apparatus recited in claim <sup>1</sup>~~23~~, wherein at least one of said first and second processors is configured to execute a statically scheduled control routine.

<sup>7</sup>  
~~30.~~ The apparatus recited in claim <sup>1</sup>~~23~~, wherein said first memory and said second memory comprise respective portions of a same memory.

<sup>8</sup>  
~~31.~~ An apparatus comprising a plurality of processors and a plurality of memories, each processor having write access at any time to only a particular one of said memories and read access at any time to any of said memories.

<sup>9</sup>  
~~32.~~ The apparatus recited in claim ~~31~~, wherein said first memory and said second memory comprise respective portions of a same memory.

<sup>10</sup>  
~~33.~~ The apparatus recited in claim ~~31~~, wherein at least one of said processors in said plurality operates independently of other processors in said plurality.

<sup>13</sup>  
~~34.~~ The apparatus recited in claim <sup>11</sup>~~31~~, wherein at least one of said processors controls a servo loop function of a system. <sup>4</sup>